发明名称 Method and Apparatus for Controlling Memory Array Gating when a Processor Executes a Low Confidence Branch Instruction in an Information Handling System
摘要 An information handling system includes a processor with an array power management controller. The array power management controller gates off a memory array, such as a cache, to conserve power whenever a group of instructions in a branch instruction queue together as a group exhibits a confidence in the accuracy of branch predictions of branch instructions therein that is less than a first predetermined threshold confidence threshold. In one embodiment of the information handling system, the array power management controller speculatively inhibits the gating off of the memory array when confidence in the accuracy of a branch prediction for a particular currently issued branch instruction exhibits less than a second predetermined threshold confidence threshold. In this manner, the array power management controller again allows access to the memory array in the event a branch redirect is likely.
申请公布号 US2009177858(A1) 申请公布日期 2009.07.09
申请号 US20080969344 申请日期 2008.01.04
申请人 IBM CORPORATION 发明人 GSCHWIND MICHAEL KARL;PHILHOWER ROBERT ALAN;YEUNG RAYMOND CHEUNG
分类号 G06F12/00 主分类号 G06F12/00
代理机构 代理人
主权项
地址