发明名称 Method of manufacturing semiconductor device with two-step etching of layer
摘要 The invention is directed to improvement of reliability of a process of separating a layer to be patterned such as a wiring layer in a semiconductor device manufacturing method. A wiring layer is formed on a back surface of a semiconductor substrate. A third resist layer (positive resist layer) is formed on the wiring layer, having an opening in a predetermined region along a dicing line at a bottom of the opening, and the wiring layer is etched using the third resist layer as a mask. After the third resist layer is removed, a fourth resist layer (negative resist layer) is formed on the wiring layer so as to leave the wiring layer in a region of a predetermined pattern, and the wiring layer is etched using the fourth resist layer as a mask. The wiring layer is thus patterned so as to form the predetermined pattern and be separated at the predetermined region along the dicing line at the bottom of the opening without fail.
申请公布号 US7557017(B2) 申请公布日期 2009.07.07
申请号 US20050191276 申请日期 2005.07.28
申请人 SANYO ELECTRIC CO., LTD. 发明人 YAMADA HIROSHI;YAMAGUCHI KEIICHI
分类号 H01L21/00 主分类号 H01L21/00
代理机构 代理人
主权项
地址