| 摘要 |
Compander architecture and method for ensuring that the components of an output signal are synchronized includes calculating a gain calculation for an input signal, detecting a predetermined condition such as a zero crossing or absence of a zero crossing within a specified period, and ensuring that the result of the gain calculation is providing to the system synchronously with the input signal. The input signal may be divided into one or more signals for processing, and the gain calculation may include one or more power estimations and one or more gain cells associated with the multiple signals, and may further include variable attack and release.
|
