发明名称 |
MULTI-THRESHOLD VOLTAGE-BIASED CIRCUITS |
摘要 |
<p>A circuit and a method of operation to reduce dynamic and static power dissipation in the circuit are disclosed. The circuit is multi-threshold, voltage-biased and includes a p-channel field effect transistor (FET) and an n-channel FET. A source terminal of the p-channel FET interconnects to a higher-voltage rail of a power supply and a source terminal of the n-channel FET interconnects to a lower-voltage rail of the power supply. At least one of the FETs includes a back contact. The circuit may be operated by applying a fixed bias voltage to the back contact. The fixed bias voltage is independent of the power supply voltage which may be varied. In a normal state, the supply voltage is adjusted to decrease dynamic power consumption. In a low power state, the supply voltage is further adjusted to limit leakage current. The circuit may optionally include a second fixed biasing voltage source so that both FETs are biased.</p> |
申请公布号 |
WO2009079761(A1) |
申请公布日期 |
2009.07.02 |
申请号 |
WO2008CA02208 |
申请日期 |
2008.12.16 |
申请人 |
PARK, CHANGYOK;ATI TECHNOLOGIES ULC;LAW, OSCAR |
发明人 |
LAW, OSCAR;PARK, CHANGYOK |
分类号 |
H01L29/772;H03K17/687 |
主分类号 |
H01L29/772 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|