发明名称 METHOD FOR FORMING METAL LINES OF SEMICONDUCTOR DEVICE
摘要 A method for manufacturing a wiring of a semiconductor device is provided to prevent HF generated from reaction between a fluorine radical and H2O by preventing an external diffusion effect of fluorine on a surface of a FSG(Fluorine Silicate Glass) layer. A FSG layer(102) as an interlayer dielectric is formed on an upper part of a metal line(100). A via hole is formed within the FSG layer by performing an etch process. The via hole is extended to the metal line. Ions of a metal material having a constant thickness are implanted into a surface of the FSG layer including the via hole. A metal layer is deposited within the via hole. The metal layer is connected with the metal line. A thermal process is performed to form a surface of the FSG layer as a metal compound. A planarization process is performed to planarize the metal layer. The metal compound is removed from the surface of the FSG layer.
申请公布号 KR20090068583(A) 申请公布日期 2009.06.29
申请号 KR20070136260 申请日期 2007.12.24
申请人 DONGBU HITEK CO., LTD. 发明人 KIM, SEUNG HYUN
分类号 H01L21/28 主分类号 H01L21/28
代理机构 代理人
主权项
地址