发明名称 DISPLAY AND ELECTRONIC DEVICE
摘要 <P>PROBLEM TO BE SOLVED: To reliably perform threshold correction as desired by reducing source voltage fluctuation of drive transistors caused by parasitic capacitance coupling when the voltage of the power to be supplied to the drive transistors is changed. <P>SOLUTION: In the wiring layout of pixels 20, a power supply line 32 is formed to avoid a semiconductor layer 83 forming source/drain areas 82 of the drive transistors 22 provided for each row of pixel rows along the row direction, so that the source/drain parasitic capacitance Cds of the drive transistors 22 can be reduced, which is formed at a position where the wiring patterns of the semiconductor layer 83 and the power supply line 32 are overlapped, thereby reducing the fluctuation of source voltage Vs of the drive transistors 22 caused by the coupling through the parasitic capacitance Cds. <P>COPYRIGHT: (C)2009,JPO&INPIT
申请公布号 JP2009128685(A) 申请公布日期 2009.06.11
申请号 JP20070304337 申请日期 2007.11.26
申请人 SONY CORP 发明人 MITSUNAMI TETSUO;TANIKAME TAKAHISA;IIDA YUKITO;UCHINO KATSUHIDE
分类号 G09F9/30;G09G3/20;G09G3/30;H01L51/50;H05B33/22 主分类号 G09F9/30
代理机构 代理人
主权项
地址