发明名称 |
INFORMATION PROCESSING APPARATUS AND METHOD FOR CONTROLLING INFORMATION PROCESSING APPARATUS |
摘要 |
<p><P>PROBLEM TO BE SOLVED: To provide an information processing apparatus that makes the use efficiency of the bandwidth of a dynamic random access memory higher. <P>SOLUTION: Disclosed herein is an information processing apparatus including: a dynamic random access memory 11; a memory controller 12; a cache memory 14; and an image processing block 15. The cache memory 14 includes: a refill request generation section 142 configured to generate a refill request for caching data stored in the dynamic random access memory 11 in response to a cache miss for read access that the image processing block 15 gains for each storage area that the memory controller 12 manages in bank units; and a system bus interface 146 configured to, when the refill requests have been accumulated for a predetermined number of banks that the memory controller manages, performs a read access to the dynamic random access memory while combining the refill requests. <P>COPYRIGHT: (C)2009,JPO&INPIT</p> |
申请公布号 |
JP2009128920(A) |
申请公布日期 |
2009.06.11 |
申请号 |
JP20070299569 |
申请日期 |
2007.11.19 |
申请人 |
SONY CORP |
发明人 |
KIMURA HIROKI;KANEKO TETSUO |
分类号 |
G06F12/08;G06F12/00;G06F12/02;G06F12/06;H04N19/423;H04N19/50;H04N19/503;H04N19/61;H04N19/625;H04N19/91 |
主分类号 |
G06F12/08 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|