发明名称 |
CLOCK SIGNAL GENERATING CIRCUIT, DISPLAY PANEL MODULE, IMAGING DEVICE, AND ELECTRONIC EQUIPMENT |
摘要 |
A delay synchronization loop type clock signal generating circuit includes: a digital delay line for delaying a first clock signal and generating a second clock signal; a ring-type shift register for setting the delay time length of the digital delay line by flip-flop output of each stage thereof; and a delay amount control unit for controlling supply of shift clocks to the ring-type shift register, based on phase relation between the first clock signal and the second clock signal.
|
申请公布号 |
US2009146713(A1) |
申请公布日期 |
2009.06.11 |
申请号 |
US20080327893 |
申请日期 |
2008.12.04 |
申请人 |
SONY CORPORATION |
发明人 |
SENDA MICHIRU;MIZUHASHI HIROSHI |
分类号 |
H03L7/00 |
主分类号 |
H03L7/00 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|