发明名称 TIMER UNIT CIRCUIT AND METHOD OF USING THE SAME
摘要 <P>PROBLEM TO BE SOLVED: To provide a highly flexible timer unit circuit, and to provide a method of using the same. <P>SOLUTION: A counter circuit 20 outputs a signal TCOUT0 based on the trigger signal START0 and the clock signal CLOCK0. A counter circuit 21 outputs a signal TCOUT1 based on the trigger signal START1 and the clock signal CLOCK1. A selecting circuit 101 respectively selects the first signal to the fourth signal as the trigger signal START0, clock signal CLOCK0, trigger signal START1, and clock signal CLOCK1. In the first output mode, an output circuit 301 outputs the signals TOUT0, TOUT1 showing the PWM waveforms of positive phase and opposite phase based on both signals TCOUT0, TCOUT1. In the second output mode, the output circuit outputs the signals TOUT0, TOUT1 based only on any of the signals TCOUT0, TCOUT1. <P>COPYRIGHT: (C)2009,JPO&INPIT
申请公布号 JP2009130551(A) 申请公布日期 2009.06.11
申请号 JP20070302302 申请日期 2007.11.21
申请人 NEC ELECTRONICS CORP 发明人 TAKADA YASUHIRO
分类号 H03K17/28;H02M7/48;H02P27/06 主分类号 H03K17/28
代理机构 代理人
主权项
地址