发明名称 ON RESISTANCE TEST METHOD FOR BACK-SIDE-DRAIN WAFER
摘要 An on resistance test method for a back-side-drain wafer is provided to measure on-resistance accurately without contacting a metal chuck with a drain by forming a current path passing a common drain. A drain(6) is prepared at the rear side of a wafer, and a first MOS transistor(Die1) and a second MOS transistor(Die2) commonly use a drain. A current path passing the first MOS transistor and the current path is formed, and the resistance between the first MOS transistor and a second MOS transistor is measured. A voltage is applied to gates(4,4') of the first MOS transistor and the second MOS transistor which are adjacent to teach other.
申请公布号 KR20090057751(A) 申请公布日期 2009.06.08
申请号 KR20070124462 申请日期 2007.12.03
申请人 DONGBU HITEK CO., LTD. 发明人 KIM, YEO HWANG
分类号 G05F3/24 主分类号 G05F3/24
代理机构 代理人
主权项
地址