ASSERTION BASED VERIFICATION OF INTERCONNECTED SUBSYSTEMS

摘要

A method is discussed of supporting property-based verification coverage for a test of a design for a system comprising multiple sub-systems. The sub-systems are functionally interconnected through interconnects. For the respective interconnects, respective properties are determined relating to respective characteristics of the respective interconnects. During the test the cover properties are temporarily monitored in disjoint time intervals.