发明名称 Comparator offset cancellation assisted by PLD resources
摘要 An impedance compensation circuit for inputs of a programmable device includes programmable impedance circuits connected with input nodes. The programmable impedance circuits can be configured to apply a compensating voltages to input nodes to reduce or eliminate unwanted offset voltages. An impedance compensation circuit may include resistors in series or current sources in parallel. A set of bypass switches selectively apply each resistor or current source to an input node, thereby changing the offset voltage of the node and compensating for impedance mismatches. Control logic provides signals to control the bypass switches. The control logic may be implemented using programmable device resources, enabling the control logic to be updated and improved after the manufacturing of the device is complete. The control logic can automatically evaluate offset voltages at any time and change compensating impedances accordingly. This reduces manufacturing costs and takes into account temperature and aging effects.
申请公布号 US7541857(B1) 申请公布日期 2009.06.02
申请号 US20050323571 申请日期 2005.12.29
申请人 ALTERA CORPORATION 发明人 WONG WILSON;LAI TIN H.;SHUMARAYEV SERGEY;PATEL RAKESH H.
分类号 H03L5/00 主分类号 H03L5/00
代理机构 代理人
主权项
地址
您可能感兴趣的专利