| 摘要 |
A clock generator supplies a clock signal to a data transmission circuit for a jitter resistance test of a data transmission/reception circuit, while supplying a clock signal to a data reception circuit. At this time, the clock signal supplied by the clock generator to the data transmission circuit is allowed to include jitter of the modulation frequency and depth based on various types of setting signals. A signal is at the H level during the test.
|
