发明名称 MULTIPROCESSOR SYSTEM, MICROPROCESSOR, AND FAILURE HANDLING METHOD OF MICROPROCESSOR
摘要 PROBLEM TO BE SOLVED: To safely disconnect a faulty processor from a system by executing cache sweeping in handling a failure of a microprocessor from a sound processor in which no fault occurs. SOLUTION: A multiprocessor system constituted of two or more microprocessors each of which has a write back cache includes: a routing circuit 20 for storing cache states of all the microprocessors; a means for reading tag information stored in the routing circuit 20; a means for specifying a real address space cached in a write-back cache 10 in at least any one of the microprocessors on the basis of the tag information; and a means for reading a specified real address space by other sound microprocessor in which no fault occurs. COPYRIGHT: (C)2009,JPO&INPIT
申请公布号 JP2009116681(A) 申请公布日期 2009.05.28
申请号 JP20070289928 申请日期 2007.11.07
申请人 NEC CORP 发明人 KOIKE TAKESHI
分类号 G06F12/08 主分类号 G06F12/08
代理机构 代理人
主权项
地址