| 摘要 |
Phase-error-reduction circuitry for an IQ clock generator, wherein the phase-error- reduction circuitry is arranged to receive I and Q input signals from the IQ generator and to produce I and Q output signals, and wherein the phase-error- reduction circuitry is arranged to sample the I and Q input signals to tend to reduce a phase error between the I and Q output signals.
|
