HARDWARE ACCELERATION SYSTEM FOR LOGIC SIMULATION USING SHIFT REGISTER AS LOCAL CACHE

摘要

A simulation processor includes multiple processor units (103) and an interconnect system (101) that communicatively couples the processor units (103) to each other Each of the processor units (103) includes a processor element (302) configurable to simulate at least a logic operation, and a shift register (308) for storing intermediate values generated during the logic simulation Each of the processor units (103) further includes one or more multiplexers (304, 306, 310, 312, 314, 316, 320, 324) for selecting one of the entries of the shift register (308) as outputs to be coupled to the interconnect system (101) Each of the processor units (103) can also include one or more bypass multiplexers (310) coupled between the output of the processor element (302) and the interconnect system (101), for providing a path for bypassing the shift register (308) to provide the output of the processor element (302) directly to the interconnect system (101)