| 摘要 |
A timing generator and method of developing drive signals which, when input sync signals are present, delivers the leading and trailing edges of the input pulses directly to a drive output and which generates a free-running signal when input sync pulses are not present.
|
