发明名称 PROGRAM FOR DESIGNING SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE, SYSTEM FOR SUPPORTING DESIGN OF SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE, METHOD FOR DESIGNING SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE, SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE, AND ELECTRONIC EQUIPMENT
摘要 PROBLEM TO BE SOLVED: To provide a design support program that designs a reliable semiconductor integrated circuit device in a short period by modifying routing layouts in an early stage in terms of the routing length of predetermined signals such as critical signals. SOLUTION: The semiconductor integrated circuit device design support program causes a computer to function as a cell placement means 12 for placing cells included in a circuit subject to placement and routing, a net routing means 14 for routing nets included in the circuit subject to placement and routing, and a routing layout modification means 16 for modifying the routing layout of the nets according to the layout after placement and routing. The net routing means 14 routes predetermined nets preferentially over the other nets. The routing layout modification means 16 calculates the routing length of the predetermined nets, and modifies the routing layout of the predetermined nets if the routing length is larger than a predetermined standard value. COPYRIGHT: (C)2009,JPO&INPIT
申请公布号 JP2009093365(A) 申请公布日期 2009.04.30
申请号 JP20070262413 申请日期 2007.10.05
申请人 SEIKO EPSON CORP 发明人 KOBAYASHI SHIGEMI;TORII KENSUKE
分类号 G06F17/50;H01L21/82 主分类号 G06F17/50
代理机构 代理人
主权项
地址