发明名称 MEMORY SYSTEM
摘要 <p>This disclosure concerns a memory system including: chips (MC00-MC37) laid out with erasure blocks, the erasure blocks respectively being formed by laying out with pages and being an erasure unit, the pages respectively being formed by laying out with cells; IO line groups connected to the chips, wherein the chips connected to the same IO line group form a memory group (MG0-MG3), and the memory group is divided into first to n-th sub-memory groups (BB-SGA to BB-SGD), and number of bad blocks of the chip having a smallest number of bad blocks in a k-th sub-memory group in the memory groups is larger than number of bad blocks of the chip having a largest number of the bad blocks in a (k+1)-th sub-memory group in the memory groups, the bad blocks are the erasure blocks in which erasing, writing or reading of data cannot be performed correctly.</p>
申请公布号 WO2009054272(A1) 申请公布日期 2009.04.30
申请号 WO2008JP68405 申请日期 2008.10.03
申请人 KABUSHIKI KAISHA TOSHIBA;TAKASHIMA, DAISABURO 发明人 TAKASHIMA, DAISABURO
分类号 G11C29/00;G06F12/02 主分类号 G11C29/00
代理机构 代理人
主权项
地址