发明名称 |
APPARATUS AND METHOD FOR OPTIMIZING DELAY ELEMENT IN ASYNCHRONOUS DIGITAL CIRCUITS |
摘要 |
A computer readable storage medium includes executable instructions to construct a delay element to replicate the timing of critical gates and paths within a segment of an asynchronous circuit. The rise and fall delay mismatch of the delay element is minimized without obeying timing constraints. The position of each output of the delay element is determined to include a globally shared node within the segment and a non-shared local node in the segment.
|
申请公布号 |
US2009108900(A1) |
申请公布日期 |
2009.04.30 |
申请号 |
US20070933230 |
申请日期 |
2007.10.31 |
申请人 |
INSTITUTE OF COMPUTER SCIENCE ("ICS") |
发明人 |
SOTIRIOU CHRISTOS P.;LYMPERIS SPYRIDON |
分类号 |
H03H11/26 |
主分类号 |
H03H11/26 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|