发明名称 |
Memory cell transistor having different source/drain junction profiles connected to DC node and BC node and manufacturing method thereof |
摘要 |
A memory cell transistor of a DRAM device is provided. A gate stack pattern is formed on a semiconductor substrate. A DC node and a BC node are formed substantially under lateral sides of the gate stack pattern in the semiconductor substrate. The DC node and the BC node are being electrically connected to a bit line and a storage electrode of a capacitor, respectively. A first source/drain junction region is formed under the DC node and a second source/drain junction region is formed under the BC node. The first source/drain junction region has a profile which is different from that of the second source/drain junction region.
|
申请公布号 |
US7524715(B2) |
申请公布日期 |
2009.04.28 |
申请号 |
US20050210647 |
申请日期 |
2005.08.24 |
申请人 |
SAMSUNG ELECTRONICS CO., LTD. |
发明人 |
AHN SU-JIN |
分类号 |
H01L21/336;H01L27/108;H01L21/8242;H01L29/78 |
主分类号 |
H01L21/336 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|