发明名称 |
Processor and memory controller capable of use in computing system that employs compressed cache lines' worth of information |
摘要 |
A memory controller is described that comprises a compression map cache. The compression map cache is to store information that identifies a cache line's worth of information that has been compressed with another cache line's worth of information. A processor and a memory controller integrated on a same semiconductor die is also described. The memory controller comprises a compression map cache. The compression map cache is to store information that identifies a cache line's worth of information that has been compressed with another cache line's worth of information.
|
申请公布号 |
US7512750(B2) |
申请公布日期 |
2009.03.31 |
申请号 |
US20030750715 |
申请日期 |
2003.12.31 |
申请人 |
INTEL CORPORATION |
发明人 |
NEWBURN CHRIS J.;HUGGAHALLI RAM;HUM HERBERT H J;ADL-TABATABAI ALI-REZA;GHULOUM ANWAR M. |
分类号 |
G06F12/00;G06F12/08 |
主分类号 |
G06F12/00 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|