发明名称 TUNING VIA FACET WITH MINIMAL RIE LAG
摘要 A method for designing an etch recipe is provided. An etch is performed, comprising providing an etch gas with a set halogen to carbon ratio, forming a plasma from the etch gas, and etching trenches over via. Via faceting is measured. The halogen to carbon ratio is reset according to the measured via faceting, where the halogen to carbon ratio is increased if too much faceting is measured and the halogen to carbon ratio is decreased if too little faceting is measured. The previous steps are repeated until a desired amount of faceting is obtained.
申请公布号 US2009068767(A1) 申请公布日期 2009.03.12
申请号 US20070854038 申请日期 2007.09.12
申请人 LAM RESEARCH CORPORATION 发明人 SIRARD STEPHEN;NAGAI MIKIO;TAKESHITA KENJI;SRIVATSAN SRIDHARAN;KO JUNGMIN
分类号 H01L21/00 主分类号 H01L21/00
代理机构 代理人
主权项
地址