Three dimensional memory in a system on a chip

摘要

A 3D memory management system is described involving (a) memory hierarchy with adjustable synchronous DRAM, (b) 3D active memory with integrated logic circuitry, cache and router, (c) reconfigurable memory, (d) adaptive queue processing, (e) data compression processing and (f) multiple memory components in hierarchical configurations.