发明名称 |
Method and circuit for correcting a duty-cycle of a signal |
摘要 |
<p>A signal is duty-cycle corrected by delaying the signal to generate a delayed version of the signal and generating an output signal that transitions from a first state to a second state responsive to a transition of the signal from the first state to the second state and a transition of the delayed version of the signal from the second state to the first state. The output signal transitions from the second state to the first state responsive to a transition of the signal from the second state to the first state and a transition of the delayed version of the signal from the first state to the second state. <IMAGE></p> |
申请公布号 |
EP1146644(B1) |
申请公布日期 |
2009.03.11 |
申请号 |
EP20010303356 |
申请日期 |
2001.04.10 |
申请人 |
SAMSUNG ELECTRONICS CO., LTD. |
发明人 |
KIM, KYU-HYOUN;LEE, JUNG-BAE |
分类号 |
H03K5/04;H03K5/156;H03K5/13;H03L7/081;H04L7/033 |
主分类号 |
H03K5/04 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|