发明名称 Low power zones for programmable logic devices
摘要 An integrated circuit device such as a PLD is divided into a plurality of logic blocks, each including one or more resources of the device. The device includes a plurality of switch elements and a number of signal isolation circuits. The switch elements selectively disable corresponding logic blocks to reduce power consumption, and the signal isolation circuits selectively isolates corresponding logic blocks to prevent the transmission of invalid data from disabled logic blocks to enabled logic blocks.
申请公布号 US7498839(B1) 申请公布日期 2009.03.03
申请号 US20040971934 申请日期 2004.10.22
申请人 XILINX, INC. 发明人 JENKINS, IV JESSE H.
分类号 H03K19/177;G06F7/38;H01L25/00;H01L29/73;H03K19/173 主分类号 H03K19/177
代理机构 代理人
主权项
地址