发明名称 Arrangement and method for controlling power modes of hardware resources
摘要 A circuit arrangement, method of executing program code and method of generating program code utilize power control instructions (90) capable of dynamically controlling power dissipation of multiple hardware resources (50-60) during execution of a program by a processor (14). Moreover, a processor (14) configured to process such power control instructions (90) is capable of maintaining the power modes of the multiple hardware resources (50-60) to that specified in an earlier-processed power control instruction (90), such that subsequently-processed instructions (90) will be processed while the power modes of the multiple hardware resources (50-60) are set to that specified by the earlier-processed power control instruction (90).
申请公布号 US7500126(B2) 申请公布日期 2009.03.03
申请号 US20050561625 申请日期 2005.12.19
申请人 NXP B.V. 发明人 TERECHKO ANDREI;GARG MANISH
分类号 G06F1/32;G06F9/30;G06F15/76 主分类号 G06F1/32
代理机构 代理人
主权项
地址