发明名称 METHOD OF FABRICATION OF A RAISED SOURCE/DRAIN TRANSISTOR
摘要 A method of fabricating a transistor, comprising the following steps. A silicon semiconductor substrate having a pad oxide portion within an active area is provided. A polysilicon layer is deposited over the silicon semiconductor substrate and over the pad oxide portion. A pad oxide layer is deposited over the polysilicon layer. Shallow isolation trench regions are formed on either side of the active area. The pad oxide layer is removed. The polysilicon layer is etched and removed over the pad oxide portion leaving polysilicon portions between the pad oxide portion and the shallow isolation trench regions. The pad oxide portion is replaced with a gate oxide portion. A gate conductor, having exposed side walls, is formed over the gate oxide portion and between the polysilicon portions. Sidewall spacers are formed on the exposed side walls of the gate conductor with the sidewall spacers contacting the polysilicon portions. Source/drain regions are formed in the active area under the sidewall spacers and under the polysilicon portions. A salicide portion is formed over the gate conductor and salicide portions are formed over the polysilicon portions, whereby the formation of the salicide layers over the polysilicon portions consumes a portion of the polysilicon portions leaving the remainder of the polysilicon layers to form shallow source/drain junctions underneath the polysilicon portion salicide portions.
申请公布号 SG149666(A1) 申请公布日期 2009.02.27
申请号 SG20000034132 申请日期 2000.06.16
申请人 CHARTERED SEMICONDUCTOR MANUFACTURING LTD 发明人 HONG YANG;YU XING;KEUNG LEUNG YING;FONG QUEK SHYUE
分类号 H01L21/285;H01L21/336;H01L21/8234;(IPC1-7):H01L21/476 主分类号 H01L21/285
代理机构 代理人
主权项
地址
您可能感兴趣的专利