发明名称 SEMICONDUCTOR MEMORY, AND METHOD AND SYSTEM FOR TESTING SEMICONDUCTOR MEMORY
摘要 PROBLEM TO BE SOLVED: To prevent an increase of a chip size, and detect and relieve a defect of memory block. SOLUTION: Each program circuit outputs performance specification signals for showing first or second performance specifications depending on the program states. Each specification modification circuit set by a corresponding block selecting signal outputs the performance specification signal for showing the second performance specification signal. Each timing control circuit changes the output timing of a precharge control signal for a bit line corresponding to the performance specification signal. The performance specification signal from the specification modification circuit can detect defects of each memory block before programming of the program circuit, and then can relieve the defect by the program circuit. The output timing of the precharge control signal can be set for each memory block by the block selecting signal without wiring a signal line dedicated for setting each specification modification circuit, so that the increase of the chip size can be minimized. COPYRIGHT: (C)2009,JPO&INPIT
申请公布号 JP2009043332(A) 申请公布日期 2009.02.26
申请号 JP20070207041 申请日期 2007.08.08
申请人 FUJITSU MICROELECTRONICS LTD 发明人 MORI IKU;ONO JUN;KOBAYASHI HIROYUKI
分类号 G11C29/56;G11C11/401;G11C11/4091 主分类号 G11C29/56
代理机构 代理人
主权项
地址