发明名称 Method for the formation of an integrated electronic circuit having a closed cavity
摘要 An integrated electronic circuit includes a cavity buried in a substrate. A surface of the substrate has a depression aligned above the buried cavity. The depression is filled with a material selected so that reflection of a lithography radiation on the substrate surface is attenuated. A resist layer is deposited on the circuit and then exposed to the radiation so that those resist portions which are located above the depression and those located away from the depression receive amounts of radiation that are below and above, respectively, the development threshold of the resist. An etching mask is therefore obtained on the circuit, which is aligned with respect to the cavity and its associated surface depression.
申请公布号 US7494932(B2) 申请公布日期 2009.02.24
申请号 US20060441814 申请日期 2006.05.26
申请人 STMICROELECTRONICS (CROLLES 2) SAS;COMMISSARIAT A L'ENERGIE ATOMIQUE 发明人 BUSTOS JESSY;THONY PHILIPPE;CORONEL PHILIPPE
分类号 H01L21/311 主分类号 H01L21/311
代理机构 代理人
主权项
地址