摘要 |
An apparatus for providing Phased-Locked Loop (PLL) synthesis comprises a phase detector, at least one switchable filter, an oscillator controlled by a control voltage (uPLL) and a divider. The controlled oscillator has two inputs, wherein the control voltage (uPLL) is coupled to a first input, and a selection voltage (uSET) for rough frequency adjustment is coupled to a second input. Both voltages establish the frequency of the oscillator.
|