发明名称 Data fetch circuit, data fetch system and control method of the data fetch circuit
摘要 To provide a data fetch circuit, which reliably cuts off transmission of a high impedance state of a data strobe signal even if a manufacture condition or an operation condition is changed, and a control method thereof. The data fetch circuit includes an RL measuring part 10 measuring a latency measurement value RLB from an input of a read instruction signal RD to a valid edge of a data strobe signal DQS and an RL count comparing part 30 outputting a BL count start signal BST giving an instruction of a cancel of the cut-off of the data strobe signal DQS after standing by during the time based on the latency measurement value RLB in accordance with an input of a delay read instruction signal RDD.
申请公布号 US2009006881(A1) 申请公布日期 2009.01.01
申请号 US20070896670 申请日期 2007.09.05
申请人 FUJITSU LIMITED 发明人 OGURA KIYONORI
分类号 G06F1/00 主分类号 G06F1/00
代理机构 代理人
主权项
地址