发明名称 Method and apparatus for limiting the output frequency of an on-chip clock generator
摘要 Apparatus for limiting an output signal frequency of an on-chip clock generator is presented. Electronic circuitry compares the value of a ratio between the internal clock signal frequency and the reference clock input signal frequency with minimum and maximum calibration word signals, in order to determine if the reference clock input signal frequency is within a permitted range. If the reference clock input signal frequency is not within the permitted range, the apparatus sends a tamper alert to the chip or to a system, and the output clock signal frequency is not changed according to the reference clock input signal frequency, thereby protecting the chip from erroneous or tampered clock signal. The output clock signal is buffered from the reference clock input signal insuring that the output clock signal frequency is within the permitted range. The apparatus can operate without providing the reference input clock signal.
申请公布号 US7472305(B1) 申请公布日期 2008.12.30
申请号 US20040019960 申请日期 2004.12.21
申请人 NATIONAL SEMICONDUCTOR CORPORATION 发明人 HERSHMAN ZIV;KOREN ASSAF;AZRIEL LEONID
分类号 G06F1/00;G06F1/04;G06F1/24;G06F11/30 主分类号 G06F1/00
代理机构 代理人
主权项
地址
您可能感兴趣的专利