摘要 |
<p>The present invention relates to an integrated electronic device for digital signal processing, which includes a reference clock input for receiving a reference clock, a phase locked loop (PLL), a phase interpolator (PI) coupled to the phase locked loop (PLL) for shifting a phase of an output clock signal of the PLL in a stepwise manner so as to generate a shifted output clock signal (PHI_out), a logic stage for determining the state of the reference clock signal (REF_CLK) multiple times during an edge of the shifted output clock for each phase shift, a storing means for storing information whether or not the determined state of the reference clock signal (REF_CLK) is stable for a phase of the shifted output clock signal (PHI_out), and an interface configured to read out the stored information for determining the jitter of the shifted output clock signal (PHI_OUT).</p> |