发明名称 METHOD OF EVALUATING THERMAL STRESS RESISTANCE OF SEMICONDUCTOR DEVICE, AND SEMICONDUCTOR WAFER HAVING TEST ELEMENT
摘要 A thermal stress resistance evaluating method of a semiconductor device includes: forming a test circuit on a corner of each of unit regions arranged on a wafer in an array arrangement; forming a TEG chip by dicing a TEG chip region which is determined by grouping at least two of the unit regions in a predetermined shape; assembling a packaged TEG chip from the TEG chip; and executing a temperature cycling test on the packaged TEG chip by using the test circuit on the TEG chip. According to such a configuration, by adjusting the predetermined shape, the packaged TEG chip of various sizes can be formed in accordance with the design of the product chip size.
申请公布号 US2008308800(A1) 申请公布日期 2008.12.18
申请号 US20080139717 申请日期 2008.06.16
申请人 NEC ELECTRONICS CORPORATION 发明人 OTSUKI KAZUTAKA
分类号 H01L23/58;H01L21/66 主分类号 H01L23/58
代理机构 代理人
主权项
地址