发明名称 CMOS AMPLIFYING CIRCUIT
摘要 PURPOSE:To attain a low level of power consumption by using an NOR or NAND circuit consisting of a CMOS circuit where an analog signal is supplied to the input of one side with a control signal supplied to the input of the other side respectively. CONSTITUTION:When no memory information is read out, a control signal E is set at a high level with a control signal S of the other side set at a low level respectively. A p channel MOSFETQ2 of an NOR gate NOR1 constituting an amplifying circuit Amp is turned off to prevent the flow of a through current. When the memory information is read out, the signal E is set at a low level. While the signal S is temporarily set at a high level synchronously with the signal E. Then a microanalog signal Vin is amplified via a coupling capacity C to obtain an output Vout. It is also possible to use an NAND gate circuit NAND in place of the circuit Amp.
申请公布号 JPS60113508(A) 申请公布日期 1985.06.20
申请号 JP19830220611 申请日期 1983.11.25
申请人 HITACHI SEISAKUSHO KK 发明人 SAGA NAOAKI
分类号 H03F3/16;H03F3/34;H03F3/345 主分类号 H03F3/16
代理机构 代理人
主权项
地址