发明名称 ENCODING CIRCUIT
摘要 PURPOSE:To obtain the encoding circuit of an mBnB code converter in which a disparity detecting circuit and a state decoding circuit are realized as simple circuits by writing disparity information on which state information to be supplied to a data selector is based in excessive bits of a ROM. CONSTITUTION:The disparity information 35 outputted from encoding ROM31 is written in the ROM31. Namely, data ''0'' is written for a disparity code ''0'' and data ''1'' is written for disparity codes ''+2'' and ''-2''. One of two ROMs of the ROM31 is used for a state 1 and the other is for a state 2. Thus, the need for a disparity detecting circuit is eliminated. Further, 32 is a data selector, and 33 is a decoding circuit; and 34 is a state storage circuit, 36 is a state output, and 37 is a latch state information output.
申请公布号 JPS60206223(A) 申请公布日期 1985.10.17
申请号 JP19840061542 申请日期 1984.03.29
申请人 NIPPON DENKI KK 发明人 OOMURA SUKEO
分类号 H03M7/14;H04L25/49 主分类号 H03M7/14
代理机构 代理人
主权项
地址