发明名称 ENHANCED DENSITY MODIFIED ISOPLANAR PROCESS
摘要 Attorney Docket Number 53.1057 ENHANCED DENSITY MODIFIED ISOPLANAR PROCESS An improved process for fabricating modified isoplanar integrated circuits with enhanced density incorporates a number of interactive and co-acting process steps. First, oxide isolation of epitaxial islands is effected in a two step process, forming a thin thermally grown oxide layer over the surfaces of shallow trenches and then filling the shallow trenches with deposited low temperature oxide. Second, an enhanced single polycrystalline or polysilicon layer process uses a blanket implant, eliminates certain masking and etching steps, and defines the polycrystalline layer for greater and more efficient use in resistor, transistor, and related circuit interconnects and elements of the integrated circuit structure. Third, a new method and structure is provided for dielectrically isolating and separating contact locations on different surface levels of the integrated circuit structure adjacent to step locations between the surface levels. Spacer shoulders of dielectric material are formed at the step locations separating contact locations on the lower surface level of the monosilicon epitaxial layer from contact locations on the upper surface level of the polysilicon layer by anisotropic etching of a blanket conformal spacer layer of dielectric material. Finally, a new method constitutes all of the electrical contact locations for the elements of the integrated circuit structure at the same substantially isoplanar level. This is accomplished by bridging from contact locations on the lower surface level of the monosilicon epitaxial layer to transfer contact locations on the polysilicon layer. Polycrystalline islands provide the transfer contact locations and the spacer shoulders at the polycrystalline islands provide sites for bridges or strips of titanium or other refractory metal used in siliciding the contact locations.
申请公布号 CA1278391(C) 申请公布日期 1990.12.27
申请号 CA19880561942 申请日期 1988.03.21
申请人 FAIRCHILD SEMICONDUCTOR CORPORATION 发明人 DESBIENS, DONALD J.;HOWELL, PAUL J.;ELDRIDGE, JOHN W.
分类号 H01L21/31;H01L21/44 主分类号 H01L21/31
代理机构 代理人
主权项
地址
您可能感兴趣的专利