发明名称 METHOD AND APPARATUS FOR IMPROVED HIGH-SPEED ADAPTIVE EQUALIZATION
摘要 A method and apparatus for improved high-speed adaptive equalization that may operate effectively even in systems experiencing severe interference by using one or more error generators and taking multiple samples across a bit interval. Advantageously, a preferred embodiment of the current invention may be deployed in a clockless configuration. Preferably, one or more controllable analog filters may be controlled by one or more microprocessors used to assess the error data from the error generators and to calculate the appropriate coefficients for the filters according to one or more error minimization algorithms. Preferably, the steps of sampling, assessment, calculation and coefficient setting may be done iteratively to converge to an optimum set of filter values and/or respond dynamically to signals with time-varying noise and interference characteristics.
申请公布号 US2008260015(A1) 申请公布日期 2008.10.23
申请号 US20070943569 申请日期 2007.11.20
申请人 VITESSE SEMICONDUCTOR CORPORATION 发明人 WANG JOHN S.;BHOJA SUDEEP;PAVAN SHANTHI
分类号 H03H7/40;H04B10/158 主分类号 H03H7/40
代理机构 代理人
主权项
地址