| 摘要 |
To detect a non-responsive condition at a processor, a counter is associated with an operation at a first stage of an instruction pipeline. A value stored in the counter is periodically adjusted towards a threshold value. An error indicator is provided in response to the value stored in the counter reaching the threshold value thereby indicating that a defined amount of time expired before a subsequent stage has completed processing of the operation. However, if the subsequent stage completes processing of the operation prior to the value stored in the counter reaching the threshold, the counter is automatically disassociated with the operation and can, therefore, be associated with another operation at the first stage of the pipeline. Accordingly, the counter does not use an explicit instruction that is responsible for resetting its value.
|
