发明名称 APPARATUS WITH SIGNAL IDENTIFICATION CIRCUIT
摘要 <P>PROBLEM TO BE SOLVED: To reduce the number of computing elements required for MLD processing in the QRM-MLD of 4&times;4MIMO. <P>SOLUTION: A circuit 21xb for computing the partial log likelihood L3 of a third stage includes: a first arithmetic circuit 51 for executing a part of operation in common to transmission signal component candidates x3 whose real part is in common; a second arithmetic circuit 52 for executing part of the operation in common to the transmission signal component candidates x3 whose imaginary part is in common; and a third arithmetic circuit 53 for executing the operation in common to the transmission signal component candidates x3 whose distance from an origin is in common. <P>COPYRIGHT: (C)2008,JPO&INPIT
申请公布号 JP2008199167(A) 申请公布日期 2008.08.28
申请号 JP20070030352 申请日期 2007.02.09
申请人 IP FLEX KK 发明人 HONDA HIROKI
分类号 H04J99/00;H04B7/04;H04B7/08;H04L27/38 主分类号 H04J99/00
代理机构 代理人
主权项
地址