发明名称
摘要 There is provided a semiconductor device having a novel structure in which high reliability and high field effect mobility can be simultaneously achieved. In an insulated gate transistor formed on a single crystal silicon substrate, pinning regions 105 and 106 are formed at the ends of a channel formation region 102. The pinning regions 105 and 106 suppress the expansion of a depletion layer from the drain side to prevent a short channel effect. In addition, they also serve as a path for extracting minority carriers generated as a result of impact ionization to prevent breakdown phenomena induced by carrier implantation.
申请公布号 JP4104701(B2) 申请公布日期 2008.06.18
申请号 JP19970185854 申请日期 1997.06.26
申请人 发明人
分类号 H01L29/78;H01L21/8238;H01L29/10 主分类号 H01L29/78
代理机构 代理人
主权项
地址