发明名称 ERROR PREVENTION CIRCUIT IN LIMIT CURRENT CIRCUIT
摘要 A fault operation preventing malfunction of an LCC(Limit Current Circuit) is provided to prevent the down of an inverter from generating by the fault operation of the LCC circuit fundamentally. A master(FBI_M) of feedback current is connected with the base of a transistor(Q1). The collector of the transistor is connected with the normal voltage(Vcc). The emitter of the transistor is connected with the source of an FET(Q2). The gate of the FET is connected with the slave of the feedback current and the drain thereof is grounded. The gate of the FET is connected between the collector of the transistor and the normal voltage. The drain thereof is grounded and the source thereof is connected between the control FET(Q4) for controlling a controller and the normal voltage. The source of the control FET is connected with an enable terminal(ENA) for controlling the operation of the controller and the drain thereof is grounded. The gate of the FET(Q5) is connected with the master(FBV_M) of feedback voltage, the source thereof is connected with the gate of the control FET and the drain thereof is connected with the source of another FET(Q6). The gate of the FET is connected with the slave of feedback voltage and the drain thereof is grounded.
申请公布号 KR20080054096(A) 申请公布日期 2008.06.17
申请号 KR20060126248 申请日期 2006.12.12
申请人 LG INNOTEK CO., LTD. 发明人 YUM, JOO HONG
分类号 G02F1/133;G02F1/13357;H05B41/24 主分类号 G02F1/133
代理机构 代理人
主权项
地址