发明名称 METHOD FOR PREVENTING WARPAGE IN JIG FOR MANUFACTURING CAPACITOR
摘要 PROBLEM TO BE SOLVED: To provide a method for preventing warpage in a jig for manufacturing a capacitor, where different components are mounted on a surface and a rear surface. SOLUTION: The jig for manufacturing the capacitor includes a long size substrate with the different chip components mounted thereon, by which a semiconductor layer is formed by an energizing method on a plurality of conductive bodies with a dielectric layer formed on the surface. The method for preventing the warpage in the jig for manufacturing the capacitor allows arrangement places on the surface and the rear surface in an upper widthwise direction to be within a specified range with respect to the widthwise direction of the substrate concerning the jig. COPYRIGHT: (C)2007,JPO&INPIT
申请公布号 JP2007123515(A) 申请公布日期 2007.05.17
申请号 JP20050313115 申请日期 2005.10.27
申请人 SHOWA DENKO KK 发明人 NAITO KAZUMI;TAMURA KATSUTOSHI
分类号 H01G13/00 主分类号 H01G13/00
代理机构 代理人
主权项
地址
您可能感兴趣的专利