发明名称 IMPLEMENTING BUFFERLESS DMA CONTROLLERS USING SPLIT TRANSACTIONS
摘要 According to one embodiment a method for implementing bufferless DMA controllers using split transaction functionality is presented. One embodiment of the method comprises, generating a write command from a disk controller directed to a destination unit, the write command including an identifier, generating a read command from the disk controller directed to a source unit, the read command including an identifier which matches the identifier in the write command, the source unit transmitting read data on a split transaction bus, the read data including the identifier of the read command, and receiving the read data at the destination unit via the split transaction bus if the identifier of the read data matches the identifier of the write command.
申请公布号 WO2006050287(A2) 申请公布日期 2006.05.11
申请号 WO2005US39317 申请日期 2005.10.27
申请人 INTEL CORPORATION;EDIRISOORIYA, SAMANTHA 发明人 EDIRISOORIYA, SAMANTHA
分类号 G06F13/28 主分类号 G06F13/28
代理机构 代理人
主权项
地址