发明名称 Switched capacitor DRAM sense amplifier with immunity to mismatch and offsets
摘要 A switched capacitor sense amplifier includes capacitively coupled input, feedback, and reset paths to provide immunity to the mismatches in transistor characteristics and offsets. The sense amplifier includes a cross-coupled pair of inverters with capacitors absorbing offset voltages developed as effects of the mismatches. When used in a dynamic random access memory (DRAM) device, this immunity to the mismatches and offsets allows the sense amplifier to reliably detect and refresh small signals.
申请公布号 US7443749(B2) 申请公布日期 2008.10.28
申请号 US20060493960 申请日期 2006.07.27
申请人 MICRON TECHNOLOGY, INC. 发明人 FORBES LEONARD
分类号 G11C7/00 主分类号 G11C7/00
代理机构 代理人
主权项
地址