发明名称 CIRCUIT BOARD INSPECTION METHOD AND DEVICE
摘要 PROBLEM TO BE SOLVED: To provide a circuit board inspection method and device, capable of shortening an inspection time without degrading the detection rate of defective circuit boards by simultaneously carrying out an IC component reverse-mounting inspection and a short circuiting inspection. SOLUTION: One output terminal of a constant-current source 10 is connected to one signal pin 5, and the other output terminal of the constant-current source 10 is connected to a power source pin 3 to apply a predetermined value of current from one signal pin 5 to the power source pin 3, and the voltage value between the power supply pin 3 and the signal pin 5, to which the current is applied is measured. When the voltage value cannot be obtained by measurement, the signal pin is stored as a "fail" pin. The signal pin to which the current is applied is sequentially switched to other signal pins to carry out this process for all the signal pins; and when all the signal pins to which the current is applied are fail pins, it is determined that the IC components are mounted in reverse to the circuit board. COPYRIGHT: (C)2009,JPO&INPIT
申请公布号 JP2008298641(A) 申请公布日期 2008.12.11
申请号 JP20070146214 申请日期 2007.05.31
申请人 HIOKI EE CORP 发明人 UEHARA SATOSHI
分类号 G01R31/02 主分类号 G01R31/02
代理机构 代理人
主权项
地址