| 发明名称 |
INTEGRATED CIRCUIT INCLUDING LOGIC PORTION AND MEMORY PORTION |
| 摘要 |
An integrated circuit includes a logic portion including M conductive layers, a memory portion including N conductive layers, and at least one common top conductive layer over the logic portion and the memory portion. M is greater than N.
|
| 申请公布号 |
US2008304311(A1) |
申请公布日期 |
2008.12.11 |
| 申请号 |
US20070759528 |
申请日期 |
2007.06.07 |
| 申请人 |
PHILIPP JAN BORIS;HAPP THOMAS;NIRSCHL THOMAS |
发明人 |
PHILIPP JAN BORIS;HAPP THOMAS;NIRSCHL THOMAS |
| 分类号 |
G11C11/56;H01L45/00 |
主分类号 |
G11C11/56 |
| 代理机构 |
|
代理人 |
|
| 主权项 |
|
| 地址 |
|
