发明名称 Circuit structure for timer counter and electrical device using the same
摘要 A circuit structure for a timer counter counting the cycles of the pulse width of a digital signal corresponding to a clock signal is provided, wherein the signal type of the digital signal is Non-return to zero code. The timer counter circuit structure includes a first counter module and a second counter module. The first counter module receives the digital signal and the clock signal and counts the cycles of the pulse width of the digital signal corresponding to the clock signal while the logic of the digital signal is high. The second counter module receives the inverted digital signal and the clock signal and counts the cycles of pulse width of the inverted digital signal corresponding to the clock signal while the logic of the inverted digital signal is low.
申请公布号 US2008298535(A1) 申请公布日期 2008.12.04
申请号 US20080010452 申请日期 2008.01.25
申请人 CHENG WEN-PING;YANG CHIEN-PO 发明人 CHENG WEN-PING;YANG CHIEN-PO
分类号 G01R23/00 主分类号 G01R23/00
代理机构 代理人
主权项
地址