发明名称 SUCCESSIVE APPROXIMATION ANAGLOG-TO-DIGITAL CONVERTER WITH INBUILT REDUNDANCY
摘要 The method and system for converting an analog value into a digital equivalent using a plurality of conversion engines are disclosed. In one embodiment the plurality of conversion engines comprise N DACs associated with M comparators, wherein M is substantially greater than N, wherein M and N are integers, wherein each of the N CAP DACs has an associated P CAP DAC and an N CAP DAC, a method includes generating voltage differences between P CAP DACs and N CAP DACs such that they produce M threshold voltages. The plurality of conversion engines operate in a first phase of the conversion by inputting the produced M threshold voltages to associated inputs of M comparators so that more than one bit can be determined from a sampled signal during each successive approximation trial. The plurality of conversion engines operate in a second phase of the conversion by inputting the produced M threshold voltages into the associated inputs of the M comparators such that the plurality of conversion engines operate independently so that fewer bits are determined from the sampled signal during each successive approximation trial than were determined during the first phase. A result obtained from at least one of the plurality of conversion engines is then outputted.
申请公布号 WO2008146301(A2) 申请公布日期 2008.12.04
申请号 WO2008IN00158 申请日期 2008.03.17
申请人 ANALOG DEVICES, INC.;AHMAD, FAZIL 发明人 AHMAD, FAZIL
分类号 H03M1/38 主分类号 H03M1/38
代理机构 代理人
主权项
地址